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Abstract
Functional Reactive Programming (FRP) is a paradigm
that has simplified the construction of reactive programs.
There are many libraries that implement incarnations
of FRP, using abstractions such as Applicative, Monads,
and Arrows. However, finding a good control flow, that
correctly manages state and switches behaviors at the
right times, still poses a major challenge to developers.
An attractive alternative is specifying the behavior
instead of programming it, as made possible by the re-
cently developed logic: Temporal Stream Logic (TSL).
However, it has not been explored so far how Control
Flow Models (CFMs), as synthesized from TSL spec-
ifications, can be turned into executable code that is
compatible with libraries building on FRP. We bridge
this gap, by showing that CFMs are indeed a suitable
formalism to be turned into Applicative, Monadic, and
Arrowized FRP.
We demonstrate the effectiveness of our translations
on a real-world kitchen timer application, which we
translate to a desktop application using the Arrowized
FRP library Yampa, a web application using the Monadic
threepenny-gui library, and to hardware using the Ap-
plicative hardware description language ClaSH.
1 Introduction
Reactive programs implement a broad class of com-
puter systems whose defining element is the continued
interaction between the system and its environment.
Their importance can be seen through the wide range
of applications, such as embedded devices (Helbling
and Guyer 2016), games (Perez 2017), robotics (Jing
et al. 2016), hardware circuits (Khalimov et al. 2014),
GUIs (Czaplicki and Chong 2013), and interactive mul-
timedia (Santolucito et al. 2015).
Functional Reactive Programming (FRP) is a para-
digm for writing programs for reactive systems. The
fundamental idea of FRP is to extend the classic building
blocks of functional programming with the abstraction
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of a signal to describe values varying over time. In con-
trast to sequential programs being executed step by step,
FRP programs lead to stream processing networks that
manage state and switch between behaviors dependent
on the user input. Therefore, FRP programs can be ex-
ceptionally efficient. For example, a network controller
recently implemented as an FRP program on a multicore
processor outperformed all its contemporary competing
implementations (Voellmy et al. 2013).
Building a reactive program is a complex process, of
which the most difficult part is finding a good and correct
high-level design (Piterman et al. 2006). Furthermore,
even once this design has been fixed, implementing the
system still remains a highly error-prone process (Shan
et al. 2016). While FRP helps with the latter problem
by using an advanced type system to introduce a clear
concept of time, it leaves the challenge of switching
between behaviors and managing state efficiently open.
The use of temporal logic has been explored to test
properties of FRP programs (Perez and Nilsson 2017),
however testing still leaves space for possible errors.
Another solution for solving the design challenge has
been proposed with Temporal Stream Logic (Finkbeiner
et al. 2019), a specification logic to specify the temporal
control flow behavior of a program. The logic enforces a
clean separation between control and data transforma-
tions, which also can be leveraged in FRP (Elliott and
Hudak 1997). Temporal Stream Logic (TSL) is used in
combination with a reactive synthesis engine to auto-
matically create an abstract model of temporal control
called a Control Flow Model (CFM), which satisfies the
given specification. TSL combines Boolean and tempo-
ral operations with predicates p si, evaluated on input
signals si, and updates denoted by Jso  f si K, which
map pure functions f to input signals si and pipe the
result to a signal so. An example for a TSL specification
is given by(
(event click ↔ Jcount increment countK)
∧ Jscreen display countK )
which states that a counter must be incremented when-
ever there is a click event, while the value of the counter
is displayed on a screen.
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yampaButton : : SF (Event MouseClick) Picture
yampaButton = proc click → do
rec
count <- init 0 -< newCount
newCount <- arr f1 -< (click , count)
pic <- arr f2 -< count
returnA -< pic
f1 : : (Event MouseClick , Int) → Int
f1 (click , count)
| isEvent click = count + 1
| otherwise = count
f2 : : Int → Picture
f2 count = render count
Figure 1. A button written with the FRP library Yampa.
An implementation that satisfies the specified behav-
ior, built using the FRP library Yampa (Courtney et al.
2003), is shown in Fig. 1. The program implements a
button in a GUI which shows a counter value that incre-
ments with every click. The Yampa FRP library uses an
abstraction called arrows, where the arrows define the
structure and connection between functions (Liu and
Hudak 2007). As mentioned before, they can be used
to cleanly separate data transformations into pure func-
tions, creating a visually clear separation between the
control flow and the data level. In the example program
in Fig. 1, this separation is clearly visible. The top half
is the “arrow” part of the code, which defines a control
flow. The bottom half is the “functional” part of the
code, which defines the functions f1 and f2, describing
pure data transformations.
In the TSL specification, function applications, like
click, increment or display, are not tied to a par-
ticular implementation. Instead, the synthesis engine
ensures that the specification is satisfied for all possible
implementations that may be bound to these placehold-
ers, similar to an unknown polymorphic function that is
used as an argument in a functional program. Thus, the
implementation of Fig. 1 indeed satisfies the given specifi-
cation by implementing event with isEvent, increment
with (+1), and display with render.
The immediate advantage of synthesis over manual
programming is that if the synthesis succeeds, there is
a guarantee that the constructed program satisfies the
specification. Sometimes, the synthesis does not succeed,
and this also leads to interesting results. An example
is given by the FRPZoo (Gélineau 2016) study, which
consists of implementations for the same program for
16 different FRP libraries. The program consists of two
buttons that can be clicked on by the user: a counter
button, which keeps track of the number of clicks, and
a toggle button, which turns the counter button on
and off. To our surprise, after translating the written-
English specification from the FRPZoo website into a
formal TSL specification, the synthesis procedure was
not able to synthesize a satisfying program. By inspect-
ing the output of the synthesis tool, we noticed that the
specification is actually unrealizable. The problem is
that the specification requires the counter to be incre-
mented whenever the counter button is clicked and, to
be reset to zero whenever the toggle button is clicked.
This creates a conflict when both buttons are clicked
at the same time. To obtain a solution, we had to add
the assumption that both buttons are never pressed
simultaneously.
While the work of Finkbeiner et al. 2019 discusses the
synthesis process for creating the CFM in detail, it does
not elaborate on how a CFM is actually turned into FRP
code. In this work we explore this process, and show how
Causal Commutative Arrows (CCA) form a foundational
abstraction for FRP in the context of program synthesis.
From this connection between CCA and a CFM, we then
build a system to generate library-independent FRP code
across a range of FRP abstractions.
There is no single style of FRP which is generally
accepted as canonical. Instead, FRP is realized through
a number of libraries, which are based on fundamentally
different abstractions, such as Monadic FRP (Apfelmus
2013; Ploeg and Claessen 2015; Trinkle 2017), Arrowized
FRP (Courtney et al. 2003; Perez et al. 2016; Winograd-
Cort 2015), and Applicative FRP (Apfelmus 2012; Baaij
2015). We show how our system is flexible enough to
handle these various abstractions by demonstrating the
translation from a CFM to Yampa (Courtney et al. 2003;
Perez et al. 2016), threepenny-gui (Apfelmus 2013),
and ClaSH (Baaij 2015). We do not imagine FRP syn-
thesis as a replacement for FRP libraries, but rather
as a complement. Through synthesis and code genera-
tion, users can automatically construct FRP programs
in these libraries, which provide critical interfaces to
input/output domains. Furthermore, we show that TSL
synthesis generates code as expressive as CCA. While
this power is sufficient for many applications, the FRP
libraries still provide an interface to more powerful lan-
guage abstraction features, in cases the user chooses to
use them.
In summary, the paper makes the following contribu-
tions:
1. We describe the process of automatically gener-
ating library independent FRP control code from
TSL specifications.
2. We examine the relation between CFMs and CCA,
and compare the differences between various FRP
abstractions during the translation process.
2
ACM SIGPLAN Conference, 2019,
3. We demonstrate our translations on a real-world
kitchen timer application, build as a desktop ap-
plication using the Arrowized FRP library Yampa,
as a web application using the Monadic library
threepenny-gui, and to hardware using the Ap-
plicative hardware description language ClaSH.
4. We provide an open-source tool for the synthesis
of FRP programs from TSL specification1
2 Preliminaries
We assume time to be discrete and denote it by the set
Time of positive integers. A value is an arbitrary object
of arbitrary type, where we use V to denote the set of
all values. We consider the Boolean values B ⊆ V as a
special subset, which are either true ∈ B or false ∈ B.
A signal s : Time → V is a function fixing a value
at each point in time. The set of all signals is denoted
by S, usually partitioned into input signals I and output
signals O.
An n-ary function f : Vn → V determines a new value
from n given values. We denote the set of all functions
(of arbitrary arity) by F . Constants are functions of arity
zero, while every constant is also a value, i.e, an element
of F ∩ V . An n-ary predicate p : Vn → B checks a truth
statement on n given values. The set of all predicates
(of arbitrary arity) is denoted by P.
2.1 Functional Reactive Programming
FRP is a programming paradigm that uses the abstrac-
tions available in functional programming to create an
abstraction of time. The core abstraction in FRP is that
of a signal
Signal a :: Time→ a
which produces values of some arbitrary type a over
time. The type a can be an input from the world, such
as the current position of the mouse, or an output type,
such as some text that should be rendered to the screen.
Signals are also used internally to manipulate values over
time, for example if the position of the mouse should be
rendered to the screen.
Arrows There are many incarnations of FRP, which use
various abstraction to manipulate signals over time. One
popular abstraction for FRP is a Monad, but a weaker
abstraction called Arrows, is also used in many modern
libraries (Murphy 2016; Perez et al. 2016). The Arrow
abstraction describes a computation connecting inputs
and outputs in a single type (Hughes 2000). Hence, an
Arrow type also allows us to describe reactive programs
that process inputs and produce outputs over time.
Arrowized FRP was introduced to plug a space leak in
the original FRP work (Elliott and Hudak 1997; Liu and
1https://github.com/reactive-systems/tsltools
(a) arr f (b) a1 >>> a2
(c) first a (d) loop a
f a1 a2
a a
Figure 2. The core Arrow operators. Others, like second,
may be built from these.
f init i
Figure 3. loopD i f : a special loop from CCA that is
always initialized with a user provided value i.
Hudak 2007). By using the Arrow abstraction introduced
in (Hughes 2000), which describes in a single type inputs
and outputs, we can also describe reactive programs that
process inputs and produce outputs over time. At the
top level, an Arrowized FRP program will have the form
SF Input Output :: Signal Input→ Signal Output
which is a signal function type, parametrized by the type
of input from the world and the type of output to the
world. The core Arrow operators, shown in Fig. 2, are
used to composed multiple arrows into larger programs.
The abstractions used in different implementations of
FRP vary in expressive power. Arrowized FRP has a
smaller interface than a Monadic FRP (Lindley et al.
2011), which prevents particular constructs that caused
the aforementioned space leak. This is also useful when
choosing a core language to synthesize, as we will be
able to simulate an Arrowized FRP program in most
Monadic libraries.
CCA We target a restricted set of arrows called Causal
Commutative Arrows (CCA) (Liu et al. 2011; Yallop
and Liu 2016). Specifically, CCA adds additional laws
to arrows that constrain their behavior and the type
of state they may retain. Of particular interest to our
application is that CCA also introduces a special initial-
ization operator, init. This init operator allows for
loopD, which is a loop that includes an initialization, as
shown in Fig. 3.
We use CCA as a minimal language for synthesis. Our
synthesis is able to support any FRP library which is
at least as powerful as CCA. Because CCA is again
restricted in its interface, there are more libraries that
can simulate CCA FRP than Arrowized FRP in gen-
eral. This makes our synthesis procedure possible for
3
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an even wider range of application scenarios. We revisit
the implications of CCA as our choice of computation
abstraction in Sec. 4.1.
2.2 Reactive Synthesis
The synthesis of a reactive system concerns the process
of automatically generating an implementation from a
high level specification. The reactive system acts as a
deterministic controller, which reads inputs and produces
outputs over an infinite amount of time. In contrast,
a specification defines all input/output behavior pairs
which are valid, i.e., allowed to be produced by the
controller.
In the classical synthesis setting, time is discrete and
inputs and outputs are given as vectors of Boolean sig-
nals. The standard abstraction treats inputs and outputs
as atomic propositions I ∪O, while their Boolean combi-
nations form an alphabet Σ = 2I∪O of alphabet symbols.
This fixes the behavior of the system to infinite se-
quences σ = σ0σ1σ2 . . . of alphabet symbols σt. At every
time t signals appearing in the set σt are enabled (true),
while signals not in σt are disabled (false). The set
of all such sequences is denoted by Σω, where the ω-
operator induces the infinite concatenation of alphabet
symbols of Σ. A deterministic solution links exactly one
output sequence β ∈ (2O)ω to every possible infinite
sequence of inputs α ∈ (2I)ω, i.e., it is a total func-
tion f : (2I)ω → (2O)ω. A specification describes an
arbitrary relation between input sequences α ∈ (2I)ω
and output sequences β ∈ (2O)ω.
2.3 Connections between FRP and Reactive Systems
A first inspection reveals that FRP fits into the definition
of a reactive system, as given in Section 2.2: an FRP
program reads an infinite stream of input signals and
finally produces a corresponding infinite output stream.
Nevertheless, FRP does not fit into the classical set-
ting used for reactive systems, as the input and output
streams in FRP are allowed to have arbitrary types.
To solve this problem, one could restrict FRP to just
streams of enumerative types, which could then be re-
duced to a Boolean representation. However, this would
drop the necessity of almost all interesting features of
FRP and it is questionable whether this restricted notion
of FRP would give any benefits against Mealy/Moore
automata or circuits, which are already used for reactive
systems. Additionally, it just creates an exponential
blowup and does not provide any insights into the core
problem.
Hence, it is more reasonable and interesting to ask
whether it is possible to natively handle streams of ar-
bitrary type within reactive systems. Recall that FRP
includes functional behavior, defined using standard func-
tional paradigms, but also a control structure, defined
via arrows and loops. We will target synthesis of the
control structure, leaving the functional level synthesis
to tools such as Myth (Kuncak et al. 2010; Osera and
Zdancewic 2015) or Synquid (Polikarpova et al. 2016).
2.4 Temporal Stream Logic
We use Temporal Stream Logic (TSL) for the specifica-
tion of the control flow behavior of functional reactive
programs (Finkbeiner et al. 2019). The logic has been
especially designed for synthesis and describes control
flow properties with respect to their temporal behavior
over time. If a TSL specification is realizable it can be
turned into a Control Flow Model (CFM), which is an
abstract representation of the FRP network covering all
possible behavior switches.
Temporal Stream Logic builds on the notion of updates,
such as Jy f xK, which expresses that the result of
mapping the pure function f to some input stream x is
piped to the output stream y. The execution of an up-
date then is coupled with predicate evaluations guiding
the control flow decisions of the network. In combination
with Boolean and temporal operators, the logic allows
for expressing even complex temporally evolving FRP
networks using only a short, but precise description of
the temporal behavior.
A useful advantage of TSL in contrast to other speci-
fication logics is that function and predicate names, as
used by the specification, are only considered as symbolic
literals. Therefore, the logic guarantees that synthesized
systems satisfy the specified behavior for all possible
implementations of these function and predicate literals.
The literals are still classified according to their arity,
i.e., the number of other function terms they are applied
to, as well as by their type: input, output, cell, function
or predicate. Thus, they can be considered similar to a
function, passed as an argument, of polymorphic type.
However, using TSL also comes with another impor-
tant advantage. As updates can be considered as pure
building blocks lifted to the temporal domain, the syn-
thesis engine guarantees that a created CFM is imple-
mentable using a static network. This especially is in
contrast to the well-known switch operation used by
many FRP libraries, which allows for the creation of
dynamically evolving networks. While switch is a very
expressive operation in the first place, it also comes with
drawbacks. First, dynamically evolving networks cannot
provide run-time guarantees for memory requirements in
general, while static networks do. Second, the behavior
of a dynamically evolving network is hard to grasp in
general, which especially makes them unamenable for
verification. Third, the use of dynamic networks is out of
scope for FRP applications with restricted resources, as
for example applications that are executed on embedded
devices (Sawada andWatanabe 2016) or are implemented
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inputs:
I
cells: C
outputs:
O
reactive system
implementing a
TSL specification ϕ... ...
...
...
Figure 4. TSL System Architecture
directly in hardware (Baaij 2015). Finally, while switch
is an expressive operation, it is not necessary for most
applications (Winograd-Cort and Hudak 2014). Thus,
by using TSL as a specification language, we can avoid
these problems implicitly, as the logic guarantees the
creation of a static network.
TSL specifications implicitly induce an architecture
as shown in Fig. 4. As a basis, the syntax of TSL uses
a term based notion, build from input streams i ∈ I,
output streams o ∈ O, memory cells c ∈ C, and function
and predicate literals f ∈ F and p ∈ P with P ⊆ F,
respectively. The purpose of cells is to memorize data
values, output to a cell at time t ∈ Time, to provide them
again as inputs at time t + 1. We differentiate between
function terms τF ∈ TF and predicate terms τP ∈ TP ,
build according to the following grammar
τF := si | f τ0F τ1F · · · τn−1F
τP := p τ0F τ1F . . . τ
n−1
F
where si ∈ I∪C is either an input stream or a cell. In a
TSL formula ϕ, predicate and function terms are then
combined to updates and with Boolean connectives and
temporal operators
ϕ := τP | Jso  τF K | ϕ ∧ ϕ | ϕ | ϕU ϕ
where so ∈ O ∪ C is either an output signal or a cell.
To give semantics to TSL formulas ϕ a universally
quantified assignment function 〈·〉 : F→ F is used, fixing
an implementation for each predicate and function literal,
as well as input streams ι : I → S. We will only give
an intuitive description of the semantics here. For a
fully formal definition the interested reader is referred
to (Finkbeiner et al. 2019). Intuitively, the semantics of
TSL can be summarized as follows:
Predicate terms are evaluated to either true or false,
by first selecting implementations for all function and
predicate literals according to 〈·〉, and then applying
them to inputs, as given by ι, and cells, using the stored
value at the current time t. The content of a cell thereby
is fixed iteratively by selecting the past values piped into
the cell over time. Cells are initialized using a special
constant provided as part of 〈·〉.
· · · t t + 1 · · ·
ϕ ϕ
· · · t t + 1 · · ·
ϕ
ϕ ϕ
· · · t t + 1 · · · t′−1 t′ t′+ 1 · · ·
ϕ ϕ
· · · t t + 1 · · · t′−1 t′ t′+ 1 · · ·
ψ U ϕ ϕ
ψ ψ ψ
· · · t t + 1 · · · t′−1 t′ t′+ 1 · · ·
ψRϕ ψ
ϕ ϕ ϕ ϕ ϕ
· · · t t + 1 · · · t′−1 t′ t′+ 1 · · ·
ψW ϕ ϕ
ψ ψ ψ ψ ψ
Figure 5. Temporal behavior of the operators next, al-
ways, finally, until, release, and weak until. In case of
release and weak until, the formula is either fulfilled by
satisfying the top behavior (green) or the bottom behav-
ior (yellow). The blue arrows on the time axis indicate
the temporal scope of the operators over time.
Function terms are evaluated similar to predicate
terms, except that they can evaluate to any value of
arbitrary type.
Updates are used to pipe the result of function term
evaluations to output streams or cells. Note that updates,
as they appear in a TSL formula, semantically are typed
as Boolean expressions. In that sense, update expressions
are used in TSL formula to state that a specific flow is
used at a specific point in time, where the expression
evaluates to true if it is used and to false, otherwise.
The Boolean operators negation [¬] and conjunc-
tion [∧], and the temporal operators next [ ] and un-
til [U ] have standard semantics. Intuitive behavior for
the temporal operators is given in Fig. 5, including also
the derived operators release [ϕRψ ≡ ¬((¬ψ)U(¬ϕ))],
finally [ ϕ ≡ trueU ϕ], always [ ϕ ≡ falseRϕ], and
the weak version of until [ϕW ψ ≡ (ϕU ψ) ∨ ( ϕ)].
The synthesis problem of creating a CFMM satisfying
a TSL specification ϕ then is formalized by
∃M. ∀ι. ∀〈·〉. Mo ι, ι 〈·〉 ϕ
whereMoι denotes the output produced byM under the
input ι. Note that the CFMM must satisfy the spec-
ification for all possibly chosen function and predicate
implementations, as selected by 〈·〉, and all possible in-
puts ι, which is also the reason for the synthesis problem
being undecidable in general.
Theorem 2.1 ((Finkbeiner et al. 2019)). The synthesis
problem of TSL is undecidable.
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SECMIN STOPSTART
RESET
SECMIN
display
seconds
minutes
start/stop timer
increase seconds
increase minutes
Figure 6. Timer application
3 System Design with TSL
We demonstrate the advantages of using TSL as a specifi-
cation language for the development of FRP applications
using the example application of a kitchen timer, as pre-
sented in Fig. 6. The timer consists of three buttons, a
screen displaying the currently set time and a buzzer to
produce an alarm. The button values are provided as
Boolean input streams to the system, which deliver true,
as long as a button is pressed, and false otherwise. In
addition, there is another input stream providing the
time passed since the last execution of the network,
which is utilized to synchronize the time displayed with
the clock of the application framework.
Similar to the button inputs, the system must output
a Boolean data stream to control the buzzer, which is
turned on whenever the output is true. The second
output, the system must provide, delivers the data to
be displayed on the screen, where the data type is fixed
by the utilized application framework as well.
For our development plan, we consider the following
list of requirements to be implemented by the timer:
1. Whenever the MIN and SEC buttons are pressed
simultaneously the timer is reset, meaning the
time is set to zero and the system stays idle until
the next button gets pressed.
2. If only the MIN button is pressed and the timer
is not currently counting up or down, then the
currently set time is increased by one minute.
3. If only the SEC button is pressed and the timer
is not currently counting up or down, then the
currently set time is increased by one second.
4. As long as no time greater than zero has been set
and the system is idle: if the START/STOP button
is pressed and the timer is not already counting
up or down, then the timer starts counting up
until it is stopped by any button pressed.
5. If a time has been set and the START/STOP button
is pressed, while the timer is not currently count-
ing up or down, then the timer starts counting
down until it is stopped by any button pressed.
6. The timer can always be stopped by pressing any
button while counting up or down.
7. It is possible to start the timer and to set some
time simultaneously.
8. The buzzer beeps on any button press and after
the counter reaches zero while counting down.
9. The display always shows the time currently set.
While it requires a certain amount of engineering to
find the right control behavior, especially for fixing the
additional state to manage the different modes, when
directly implementing the application on top of an FRP
library, it is an easy task to specify the control behavior
with TSL. We first fix possible operations on time, which
is used as a cell for holding the currently set time.
countup := Jtime countup time dtK
countdown := Jtime countdown time dtK
incmin := Jtime incMinutes timeK
incsec := Jtime incSeconds timeK
idle := Jtime timeK
The used literals countup, countdown, incMinutes, and
incSeconds represent pure functions that update the
value of time accordingly, while the input signal dt
delivers the time difference since the last execution of
the network. By the semantics of TSL it is already
ensured that assignments to the same cell are always
mutually exclusive, i.e., it can never be the case that
time is counting up and the minutes are increased in the
same time step.
Next, we fix the properties of the behavior of time
that influence the control flow behavior. In our case, we
need a predicate to check whether the time currently set
is zero or not
zero := eq time zero
where zero is a constant function of the same type as
time. We also fix some sub-properties, that are useful
to express conditions regularly appearing in the main
specification later. In our case these are
reset := btnMin ∧ btnSec
counting := countup ∨ countdown
anykey := press btnMin ∨ press btnSec
∨ press btnStartStop
start := press btnStartStop
∧¬press btnMin ∧ ¬press btnSec
start&min := press btnStartStop ∧ press btnMin
∧ (¬btnSec ∧ ¬btnSec)
start&sec := press btnStartStop ∧ press btnSec
∧ (¬btnMin ∧ ¬btnMin)
6
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The literals btnMin, btnSec, and btnStartStop repre-
sent the input signals for the three buttons, respectively.
The function press is used as a helper function for im-
proved readability and is defined as
press x := ¬x ∧ x
This is all we need to implement the invariants of the
aforementioned requirements:
ψ1 := reset ↔ Jtime zeroK
ψ2 := ¬counting ∧ press btnMin ∧ ¬btnSec
↔ incmin
ψ3 := ¬counting ∧ press btnSec ∧ ¬btnMin
↔ incsec
ψ4 := zero→(
( idle ∧ start
→ tillAnyInput countup)
W (incmin ∨ incsec))
ψ5 := incmin ∨ incsec→(
(¬counting ∧ start
→ tillAnyInput countdown)
W zero)
ψ6 := counting ∧ anykey ∧ ¬reset
→ tillAnyInput idle
ψ7 := ¬counting ∧ (start&min ∨ start&sec)
→ tillAnyInput countdown
ψ8 := (Jbeep trueK⊕ Jbeep falseK) ∧(
(countdown ∧ zero) ∨ anykey
↔ Jbeep trueK )
ψ9 := Jscreen display timeK
The function tillAnyInput is a helper function to denote
that a condition must be satisfied until either the system
is reset or any button gets pressed. It is defined as:
tillAnyInput x := (x ∧ ¬anykey)
W (reset ∨ x ∧ anykey)
The final specification is given by ϕ = ψinit ∧ ∧9i=1ψi,
where ψinit adds some remaining initial conditions. The
full specification, using our plain text specification for-
mat, is also given in Fig. 7. Note that the various
operations in the formulas ψi are always necessary, since
the “being pressed” condition requires a change of the in-
put, which is only observable by comparing the currently
provided value with the previous one.
For the development of such specifications, the de-
signer also gets feedback from the synthesis engine. For
example, the condition of ψ2 requires btnSec to not
being pressed in order to increase the minutes of the
counter. Without this condition, the synthesis engine
would return an unrealizabilty result, since increasing
minutes would conflict with setting the time to zero on a
potential reset, which also requires btnMin to be pressed.
C O U N T U P = [ t i m e <- c o u n t u p t i m e dt ] ;
C O U N T D O W N = [ t i m e <- c o u n t d o w n t i m e dt ] ;
I N C M I N = [ t i m e <- i n c M i n u t e s t i m e ] ;
I N C S E C = [ t i m e <- i n c S e c o n d s t i m e ] ;
I D L E = [ t i m e <- t i m e ] ;
Z E R O = eq t i m e z e r o();
R E S E T = b t n M i n && b t n S e c ;
C O U N T I N G = C O U N T U P || C O U N T D O W N ;
A N Y K E Y = p r e s s b t n M i n || p r e s s b t n S e c
|| p r e s s b t n S t a r t S t o p ;
S T A R T = p r e s s b t n S t a r t S t o p && ! p r e s s b t n M i n
&& ! p r e s s b t n S e c ;
S T A R T A N D M I N = p r e s s b t n S t a r t S t o p && p r e s s b t n M i n
&& X ! b t n S e c && X X ! b t n S e c ;
S T A R T A N D S E C = p r e s s b t n S t a r t S t o p && p r e s s b t n S e c
&& X ! b t n M i n && X X ! b t n M i n ;
xor x y = ! ( x <-> y ) ;
p r e s s x = ! x && X x ;
t i l l A n y I n p u t x = ( x && ! A N Y K E Y ) W ( R E S E T || x && A N Y K E Y ) ;
i n i t i a l l y g u a r a n t e e {
! C O U N T I N G && ( X C O U N T I N G -> S T A R T ) ;
! I N C S E C && ! I N C M I N ;
[ b e e p <- F a l s e() ] ;
}
a l w a y s g u a r a n t e e {
R E S E T <-> [ t i m e <- z e r o() ] ;
! C O U N T I N G && p r e s s b t n M i n && X ! b t n S e c <-> X I N C M I N ;
! C O U N T I N G && p r e s s b t n S e c && X ! b t n M i n <-> X I N C S E C ;
Z E R O -> ( ( I D L E && S T A R T -> X t i l l A n y I n p u t C O U N T U P )
W ( I N C M I N || I N C S E C ) ) ;
I N C M I N || I N C S E C -> ( ( ! C O U N T I N G && S T A R T ->
X t i l l A n y I n p u t C O U N T D O W N ) W X Z E R O ) ;
C O U N T I N G && A N Y K E Y && X ! R E S E T -> X t i l l A n y I n p u t I D L E ;
! C O U N T I N G && ( S T A R T A N D M I N || S T A R T A N D S E C )
-> X X t i l l A n y I n p u t C O U N T D O W N ;
xor [ b e e p <- T r u e() ] [ b e e p <- F a l s e() ] ;
X ( C O U N T D O W N && Z E R O ) || A N Y K E Y <-> X [ b e e p <- T r u e() ] ;
[ dsp <- d i s p l a y t i m e ] ;
}
Figure 7. The full timer specification, given in the used
plain text specification format.
After the development of the specification is finished,
the synthesis automatically creates a CFM that satisfies
the specified control behavior. In the next step the
CFM then is specialized towards the specific application
context.
4 Code Generation
We present a system for the generation of FRP program
code from the output of TSL synthesis. The user ini-
tially provides a CFM that was synthesized from a TSL
specification over a set of predicate and function terms.
The user specifies a target FRP abstraction, and receives
an executable Haskell FRP program in the library of
their choosing.
Our approach takes a multi-stage approach, whereby
the TSL specification is first used to generate a control
flow model (CFM). The CFM is an abstract represen-
tation of the temporal changes that the FRP program
must implement in order to satisfy the TSL specification.
In particular, a CFM maps the input signals through
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various function and predicate terms to the output sig-
nals. We only consider valid CFMs, where for every
cycle created by mapping an output back to an input,
there is at least one cell. A cell is a memory unit with
delay, so that at one time step a value may be stored,
and at the next that value is retrieved. The concept of
a cell is analogous to ArrowLoop (Paterson 2001), or a
register in hardware.
The synthesis from TSL to CFM is the most compu-
tationally expensive and may result in an unrealizable
result, in which case synthesis terminates with no solu-
tion. We omit a detailed description of the generation
of the CFM from a TSL specification, and instead direct
the reader to related work on this topic (Finkbeiner
et al. 2019). Here we focus on how the generality of
the CFM is utilized to generate framework-independent
FRP code. If a satisfying CFM is found during the first
stage, a user specifies a target FRP abstraction (Applica-
tive, Monad, Arrow) that should be used to generate
the FRP program code from the CFM.
To clarify the translation process from a CFM to FRP
code, we give a formal definition of a CFM. A CFMM
is a tupleM = (I,O,C, V, `, δ), where I is a finite set of
inputs, O is a finite set of outputs, C is a finite set of cells,
V is a finite set of vertices, ` : V → (F ∪ L ∪ U) assigns
a vertex a signal function (either a function f ∈ F, a
predicate p ∈ P, a logic operator in L lifted to the signal
level, or a mutex selector U lifted to the signal level).
The set of logic operators are the standard Boolean
operators (and, or, not), and the mutex selectors are
signal functions pattern matching on one input signal to
select among the other input signals for output. Finally,
a CFM also contains a dependency relation
δ : (O ∪ C ∪ V )× N→ (I ∪ C ∪ V ∪ {⊥})
relating every output, cell, and vertex to a set of inputs,
cells, or vertices. The dependency relations defines the
wiring between signal functions. The selector n ∈ N
argument allows us to specify a specific connection, since
a signal function may have multiple inputs. Outputs
and cells s ∈ O ∪ C always have only a single input
signal stream, so the first selector has some non-bottom
value (δ(s, 0) . ⊥) and any larger selector is undefined
(∀m > 0. δ(s,m) ≡ ⊥). In contrast, for vertices x ∈ V
the number of input signals n ∈ N match the arity of
the assigned function or predicate `(x). This means
∀m ∈ N. δ(x,m) ≡ ⊥ ↔ m > n. We only consider
valid CFMs, where a CFM is valid if it does not contain
circular dependencies, i.e., on every cycle induced by
δ there must lie at least a single cell. As an example,
a CFM would contain a circular dependency if given
x, y ∈ V , δ(x, 0) = y and δ(y, 0) = x. Such a CFM, if
rendered as an Arrow function, would enter an infinite
control
: : _ signal -- FRP abstraction
⇒ _ -- cell implementation
→ (_ → _) -- functions and predicates
→ _ -- initial values
→ signal _ -- input signals
→ signal _ -- output signal
(a) The general template of the type signature for the control
block of the synthesized FRP program
control
: : Applicative signal
⇒ (∀ p. p → signal p → signal p)
→ (a → Bool) -- press
→ (b → c) -- display
→ (b → b) -- increment
→ b -- initial value: count
→ c -- initial value: screen
→ signal a -- button (input)
→ ( signal b -- count (output)
, signal c -- screen (output)
)
(b) An example instantiation of the type signature for the
control block of the button (as described in the introduction)
as it has been specialized for Applicative FRP.
Figure 8. The control block follows a general type sig-
nature template across FRP abstractions.
loop, and in the best case, generate the runtime error
«loop».
Given a CFM that satisfies the TSL specification, we
next convert it into a template for our FRP program.
The CFM is transformed via a syntactic transformation
into an FRP program in the abstraction of the user’s
choice, as a function that is parameterized over the
named function and predicate terms, as shown in Fig. 8.
The user then provides implementations of the function
and predicate terms that complete the construction of
the FRP program based on the generated template.
The CFM transformation is modularized to fit any
FRP library that is at least as powerful as CCA (Gélin-
eau 2016; Murphy 2016; Patai 2010; Perez et al. 2016;
Ploeg and Claessen 2015). The key insight is that first-
order control along with a loop describes the expressive
power of both CCA and the CFM model generated from
the techniques of (Finkbeiner et al. 2019). Although
many FRP libraries support more powerful operations
than CCA, e.g. switch in Yampa, we do not need to
utilize these in the synthesis procedure, and thus can
generalize synthesis to target any FRP library that is at
least as expressive as CCA.
Recall that in TSL, output signals can be written at
the current time t, and be read from at time t + 1. To
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control =
rec
-- gather values from the previous time step
∀c ∈ C. c← δ(c, 0)
-- gather applications of F and P
∀v ∈ (V ∩ (F ∪ P)). v ←(δ(v, 0), ..., δ(v, n))
-- compute control signals from cs, vs, and ctrls
∀ctrl ∈ (V ∩ L). ctrl←(δ(ctrl, 0), ..., δ(ctrl, n))
-- use control signals to select from F and P
applications
∀m ∈ (V ∩ U). m←(δ(m, 0), ..., δ(m,n))
-- output signals take the signals from either
the cs, vs, or ms as specified by δ
return ∀o ∈ O. o← δ(o, 0)
Figure 9. The general code template for the control block
of the synthesized FRP program. The exact syntax for
rec, assignment, and outputting signals varies across
different FRP abstractions.
implement this in the FRP program, we use the concept
of a cell in the CFM. In the translation, we allow a space
for the user to provide an implementation of the cell
that is specialized to their FRP library of choice. In the
case of CCA, this is the loopD combinator. The loopD
combinator pipes the output values back to the input to
allow them to be read at time t + 1. Since a system may
require output values at time t = 0, the user must also
provide initial values to O.
4.1 Properties of Synthesis
For a full description of the formal properties of TSL
synthesis, see the work of (Finkbeiner et al. 2019). In
summary the synthesis procedure is sound, but not com-
plete. From a programming languages design perspective,
this means that “compilation” (synthesis) of a specifica-
tion may not terminate, but when it does terminate, it
will generate code that satisfies the specification.
In the translation of the CFM, we use Casual Commu-
tative Arrows (CCA) as the target conceptual model for
the transformation. One interesting note about this is
that CCA does not allow the arrowApply function. The
arrowApply (also called switch) function is a higher-
order arrow that allows for dynamically replacing an
arrow with a new one that arrives on an input wire,
enforcing a static structure on the generated program.
As one of our target domains is hardware (using ClaSH),
this would cause problems, as self-reconfiguring hard-
ware is out-of-scope for this work. The insight provided
by prior work on CCA (Liu et al. 2011) found that,
in general, the expressive power of higher-order arrows
makes automatic optimization more difficult. Further-
more, for most FRP programs, first-order switch is more
than enough (Winograd-Cort and Hudak 2014).
With respect to the synthesis procedure, this is a fun-
damental restriction related to the specification logic TSL.
With TSL, every update term Jx y K is lifted to an
arrow that updates x with y over time. Since in TSL
updates are fixed by the specification, so too must the
arrow structure be fixed in synthesis.
Note that having a fixed arrow structure disallows
higher-order arrows, but higher-order functions can still
be passed along the wires. As an example, we may have a
function term app : : (a → b) → a → b and sig-
nals f : : a → b and x : : a. A simple specification
making use of higher order functions then could state
that the system should always apply the incoming higher-
order function to the incoming value: Jx app(f, x)K.
Recall that, absent any user provided assumptions, the
synthesis procedure allows the value of all symbols to
change at every time step. Proper reasoning over higher-
order functions then requires added assumptions in prac-
tice, depending on the specific use case.
Additionally, a key difference between arrows and cir-
cuits is that arrows are able to carry state that tracks
the application of each arrow block. By using CCA, a
user may write TSL specifications about stateful arrows
that are still handled correctly by the synthesis proce-
dure. To this end, we only synthesize programs that
obey the commutativity law (Liu et al. 2011; Yallop and
Liu 2016), restated below, which ensures that arrows
cannot carry state that influences the result of composed
computations.
first f >>> second g = second g >>> first f
Imagine an arrow with a global counter to track data
of a buffer. Since addition is commutative, this ar-
row respects the commutativity law. However, non-
commutative state is possible as well. For example,
when building GUIs with Arrowized FRP (Winograd-
Cort 2015), the position of each new UI element depends
on the order of the previously laid out elements. Due to
the commutativity of the Boolean operators, the commu-
tativity of CCA is a necessary precondition for synthesis
of a TSL specification. Specifically, the commutativity of
logical conjunction allows the solution to update signals
in any arbitrary order. Thus, the correctness of the TSL
synthesis relies on commutativity of composition, which
is naturally modeled with CCA’s commutativity law.
4.2 Example: Kitchen Timer
We revisit the Kitchen Timer application introduced in
Section 3 to show the concrete code that is generated.
From the TSL specification, we first generate a CFM
using our TSL synthesis toolchain together with the LTL
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control
: : (MonadFix monad , Applicative signal)
⇒ (∀ p. p → signal p → monad (signal p))
· · ·
→ signal a → monad (signal b, signal c)
(a) The Monadic control for the button from the introduction.
control
: : (Arrow signal , ArrowLoop signalfunction)
⇒ (∀ p. p → signalfunction p p))
· · ·
→ signalfunction a (b, c)
(b) The Arrowized control for the button from the introduc-
tion.
control
: : HiddenClockReset domain gated synchronous
· · ·
→ Signal domain a
→ (Signal domain b, Signal domain c)
(c) The Applicative (specialized to ClaSH) control for the
button from the introduction.
Figure 10. The abbreviated type signatures for the vari-
ous synthesized control blocks for each FRP framework
abstraction.
synthesizer strix (Meyer et al. 2018) [version 18.04].
The resulting CFM utilizes six additionally synthesized
cells and consists of 1188 vertices. This CFM is then
transformed into a control structure for each of the dif-
ferent application domains. In Fig. 10, we show how
the template described in Sec. 4 is specialized to each of
the three application domains: the desktop program is
built with Yampa [version 0.13] and the web app with
threepenny-gui [version 0.8.3.0]. Both have been
built using stack2 on lts-13.17 [ghc-8.6.4]. For build-
ing the hardware implementation, we first use the func-
tional hardware description language ClaSH3 to generate
verilog-code, which then is turned into the blif format
using the open synthesis suite yosys4. Afterwards, the
generated blif-file is placed using the place-and-route
tool nextpnr5. The packaged result is then uploaded to
an iCEblink40HX1K Evaluation Kit Board from Lattice
Semiconductor, featuring an ICE40HX1K FPGA with
100 IO-pins and 1280 logic cells, additionally equipped
with the required hardware components. The interfaces
to the corresponding timer applications are depicted in
Fig. 11. The synthesis and compilation times of the
2https://www.haskellstack.org
3https://github.com/clash-lang/clash-compiler [commit: fff4606]
4https://github.com/YosysHQ/yosys [commit: 70d0f38]
5https://github.com/YosysHQ/nextpnr [commit: 5344bc3]
Figure 11. Timer applications: the hardware application
built with ClaSH is on the top left. The top right shows
the desktop application built using Yampa and the at
bottom the web application built using threepenny-gui.
All are synthesized from the same CFM.
different tools are depicted in Table 1. A video demon-
stration of the three different timers can also be found
at:
www.youtube.com/channel/UCLepxl4YhH1yryPJsTEf4eQ
Yampa uses Arrowized FRP which easily fits into the
general interface for Arrows that we provide (Fig. 10b).
Likewise, threepenny-gui uses a Monadic FRP (where
the signals themselves are Applicative) which also easily
fits into our general interface for Monadic FRP (Fig. 10a).
Finally, for ClaSH, we use a mostly Applicative interface,
that is specialized to handle the peculiarities of hardware
(which needs explicit clocks, as opposed to more tradi-
tional FRP frameworks). If we wanted to support other
libraries with explicit clocks, for example, as presented
Process Time (sec)
Synthesis → strix 4.965
Compilation
Desktop → Yampa 19.403
Web → threepenny-gui 18.344
Hardware
→ ClaSH 11.218
→ yosys 6.405
→ nextpnr 7.276
Table 1. Synthesis and compilation times for creating the
different timer applications from the TSL specification.
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-- yampa
iPre : : SF a a
-- clash
register
: : HiddenClockReset domain gated synchronous
⇒ a → Signal domain a → Signal domain a
-- reactivebanana / threepennygui
cell
: : MonadMoment / MonadIO m
⇒ a → Behavior a → m (Behavior a)
cell v x = stepper v (x <@ allEvents)
-- reflex
cell
: : Reflex t
⇒ b → Behavior t b → Behavior t b
cell v x =
hold v (tag x allEvents)
Figure 12. The implementations for a cell in the CFM
is commonly found across FRP libraries, or easliy re-
implemented.
in (Bärenz and Perez 2018), we would need a specialized
module for this - although the customization is limited
mostly to the type signature generation as shown in
Fig 10c.
Each control block requires the user to provide a cell
implementation. Both Yampa and ClaSH provide native
implementations of the concepts, as shown in Fig 12.
Although threepenny-gui does not provide the exact
implementation of a cell, as we require in our synthesized
control block, it can be easily implemented using the
available primitives of the library.
5 Related Works
There are various lines of work that are related to our
approach. While we draw inspiration from these research
directions, each one, on
5.1 Temporal Types for FRP
FRP is a programming paradigm for computations over
time, and, hence, a natural extension is to investigate
type systems to be able to reason about time. A corre-
spondence between LTL and FRP in a dependently typed
language was discovered simultaneously by (Jeffrey 2012;
Jeltsch 2012). In this formulation, FRP programs are
proofs and LTL propositions are reactive, time-varying
types that describe temporal properties of these pro-
grams. In establishing the connection between logic and
FRP, these LTL types are also used to ensure causality
and loop-freeness on the type level.
Dependent LTL types are a useful extension to FRP
that provides insight into the underlying model of FRP,
but does not lend itself to control flow synthesis. In the
work of Jeffery and Jeltsch, the types describe the in-
put/output change over time for each arrow. Using these
LTL types, only arrows adhering to sensible temporal
orderings (e.g. computations only depend on past values)
will be well typed. However, as with any other FRP sys-
tem, the temporal control flow of function applications
in the program is fixed by the code. A similar approach
was used by (Krishnaswami 2013) to make a temporal
type system that ensures there are no spacetime leaks in
an well typed FRP program. Work on reasoning about
FRP using temporal logics also includes (Sculthorpe and
Nilsson 2010), although this setting considered dynamic
network structure, as allowed by higher-order arrows.
Further properties beyond safety have been expressed
in FRP, for instance using a type extension to enforce
fairness properties (Cave et al. 2014).
In contrast, we use the logic TSL, for a fine-grained de-
scription of function application behavior which cannot
be expressed within pure LTL. The synthesis procedure
of TSL determines a temporal control flow of functions,
where the TSL specifications determines the transforma-
tions to be applied at each point in time. In addition to
the logical specifications, the synthesis is also constrained
by the types of functions appearing in the specification.
Since the types of all functions are fixed for every time
step, the type system can be lifted to the specification.
If the specification is well typed, synthesis is guaranteed
to yield a well typed program.
One connection to our work however is the implica-
tions of the fact that the Curry-Howard correspondence
extends to FRP and LTL. In the aforementioned work,
LTL propositions are types for FRP programs. If a proof
of a TSL proposition can be interpreted as a program,
one might expect that there is some corresponding type
system to TSL. We leave such explorations to future
work.
5.2 Synthesis of Reactive Programs
A distinguishing feature of our approach is the con-
nection to an actual programming paradigm, namely
FRP. Most reactive synthesis methods instead target
transition systems or related formalisms such as finite
state machines. The idea to synthesize programs rather
than transition systems was introduced in (Madhusu-
dan 2011). In his work, an automaton is constructed
that works on the syntax tree of the program, which
makes it possible to obtain concise representations of the
implementations, and to determine how many program
variables are needed to realize a particular specification.
Unlike our FRP programs, Madhusudan’s programs only
support variables on a finite range of instances.
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Another related approach is the synthesis of synchro-
nization primitives introduced in (Bloem et al. 2012)
for the purpose of allowing sequential programs to be
executed in parallel. Similar to our synthesis approach,
uninterpreted functions are used to abstract from im-
plementation details. However, both the specification
mechanism (the existing program itself is used as the
specification) and the type of programs considered are
completely different from TSL and FRP.
5.3 Logics for Reactive Programs
Many logics have been proposed to specify properties
of reactive programs. Synthesis from Signal Temporal
Logic (Raman et al. 2015) focuses on modeling physical
phenomena on the value level, introducing continuous
time to the model and resolving to a system of equations.
The approach allows for some different notion of data
embedded into the equations. While more focused on
the data level, the handling on continuous time might
provide inspiration for future extensions to TSL to more
explicitly handle continuous time.
Another logic that has been proposed, Ground Tem-
poral Logic (Cyrluk and Narendran 1994), is a fragment
of First Order Logic equipped with temporal operators,
where it is not allowed to use quantification. Satisfiability
and validity problems are studied, with the result that
only a fragment is decidable. However, specifications
expressed in Ground Temporal Logic, as well as their
motivations, are completely different from our goals.
5.4 Reasoning-based Program Synthesis
Reasoning-based synthesis (Kuncak et al. 2010; Osera
and Zdancewic 2015; Solar-Lezama 2013; Vechev et al.
2013) is a major line of work that has been mostly, but
not entirely, orthogonal to reactive synthesis. While
reactive synthesis has focused on the complex control
aspects of reactive systems, deductive and inductive
synthesis has been concerned with the data transforma-
tion aspects in non-reactive, sequential programs. Our
work is most related to Sketching (Solar-Lezama 2013),
since in Sketching the user provides the control structure
and synthesizes the transformations while with TSL we
synthesize the control structure and leave the transfor-
mations to the user.
The advantage of deductive synthesis is that it can
handle systems with complex data. Its limitation is that
it cannot handle the continuous interaction between the
system and its environment, which is typical for many
applications, such as for cyber-physical systems. This
type of interaction can be handled by reactive synthesis,
which is, however, typically limited to finite states and
can therefore not be used in applications with complex
data types. Abstraction-based approaches can be seen as
a link between deductive and reactive synthesis (Beyene
et al. 2014; Dimitrova and Finkbeiner 2012).
Along the lines of standard reactive synthesis, our
work is focused on synthesizing control structures. We
extend the classic approach by also allowing the user
to separately provide implementations of data trans-
formations. This is useful in the case where the value
manipulations are unknown or beyond the capability of
the synthesis tool. For example, a user may want to syn-
thesize an FRP program that uses closed source libraries,
which may not be amenable to deductive synthesis. In
this case, the user can only specify that certain functions
from that API should be called under certain conditions,
but cannot and may not want to reason about their
output.
6 Conclusions
In this work we have presented a detailed account of
how to transform Control Flow Models into framework-
independent FRP code. With this transformation, we
utilize TSL synthesis as presented in (Finkbeiner et al.
2019) to build a complete toolchain for synthesizing
Functional Reactive Programs.
So far we have used a discrete time model in our
formalization, however, the behavior of the kitchen timer
is in fact sampling rate independent (Continuous Time
FRP). Sampling rate independence is guaranteed in TSL
as long as the next operator is not used. However,
the relation between TSL with the next operator and
Continuous Time FRP still needs to be explored.
In another direction, the usual way in FRP to distin-
guish between continuous and discrete behaviors is to
use signals and events. So far we have embedded all
data into signals. It is open to future work how to utilize
events natively. Future directions for improvements to
usability include integrating FRP synthesis more tightly
into the typical programming workflow - for instance by
allowing TSL specification to be used inline in code with
QuasiQuoters (Mainland 2007).
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